AMD EPYC 7352 Specs

AMD EPYC 7352
24 Cores
48 Threads
2.3GHz Clock
Socket
SP3
iGPU
No GPU
GB6S 1,185
29%
GB6M 11,500
43%
Manufacturer
AMD
Architecture
Zen 2
Family
EPYC 7002
Instruction Set (ISA)
x86-64
Codename
Rome
Aspen Highlands
Rome 4CCD
Market Segment
Server
Release Date
8/7/2019
Foundry
TSMC
GlobalFoundries (IO Die)
Node
N7
12LP (IO Die)
Die Size
4x 74 mm²
416 mm² (IO Die)
Transistor Count
4x 3.8 Billion
8.3 Billion (IO Die)
SP3
24 Cores
48 Threads
2.3GHz
3.2GHz Boost
Overclocking
Locked
Type
PCIe
Transfer Rate
16GT/s
Lanes
8
Bandwidth
16GB/s
Bi-directional
32GB/s
L1 Instruction
32KB/Core
8-way set associative
L1 Data
32KB/Core
8-way set associative
L2
512KB/Core
8-way set associative
L3
128MB Shared
16-way set associative
Channels
8
Max Memory
4096GB
ECC
Supported
Bus Width/Channel
64Bit
Bus Width
512Bit
Clock
1600MHz
Transfer Rate
3200MT/s
Bandwidth/Channel
25.6GB/s
Bandwidth
204.8GB/s
TDP
155W
PCIe 4.0 x128 Lanes
No GPU
No NPU
No Cellular
Change Comparison