Core Ultra 5 228V Specs
Core Ultra 5 228V
|
8 Cores
8 Threads
4.5GHz Clock
|
|
Socket
BGA 2833
|
|
iGPU
Arc 130V 1850MHz
|
|
GB6S 2,545
68%
|
|
GB6M 9,880
41%
|
|
CB23S - N/A
0%
|
|
CB23M - N/A
0%
|
|
Manufacturer
Intel
|
|
Architecture
Lunar Lake
|
|
Family
Core Ultra Series 2
|
|
Instruction Set (ISA)
x86-64
|
|
Codename
-
-
Lunar Lake-MX
P-Core
Lion Cove
-
-
E-Core
Skymont
|
|
Market Segment
Laptop
|
|
Release Date
9/3/2024
|
|
Foundry
TSMC
TSMC (IO Die)
Intel (FIB Die)
-
|
|
Node
N3B
N6 (IO Die)
22nm (FIB Die)
-
|
|
Die Size
140 mm²
46 mm² (IO Die)
-
-
|
|
Transistor Count
Unknown
-
-
-
|
|
8 Cores
4 P-Cores
-
4 E-Cores
|
|
8 Threads
4 P-Threads
-
4 E-Threads
|
|
P-Core
4.5GHz
-
-
|
|
-
-
-
|
|
E-Core
3.5GHz
-
|
|
Overclocking
Locked
-
-
-
|
|
Integrated Chipset
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
L0 Instruction
64KB/Core
8-way set associative
|
|
L0 Data
48KB/Core
12-way set associative
|
|
L1 Instruction
-
-
-
-
64KB/E-Core
8-way set associative
|
|
L1 Data
192KB/P-Core
12-way set associative
-
-
32KB/E-Core
8-way set associative
|
|
L2
2560KB/Core
10-way set associative
-
-
-
-
-
-
-
-
4MB Shared (E-Core)
16-way set associative
|
|
L3
-
8MB Shared
-
12-way set associative
-
-
-
-
-
|
|
-
-
-
-
|
|
Channels
2
|
|
Max Memory
32GB
|
|
ECC
Not Supported
|
|
Bus Width/Channel
64Bit
Bus Width
128Bit
|
|
Clock
4267MHz
Transfer Rate
8533MT/s
|
|
Bandwidth/Channel
68.3GB/s
Bandwidth
136.5GB/s
|
|
TDP
17W
8W cTDP Down
-
37W Peak
|
|
Temp
100°C Max
-
|
|
Included Cooler
Not Included
|
|
PCIe 5.0 x4 Lanes
PCIe 4.0 x4 Lanes
|
|
Arc 130V 1850MHz
896 Shaders
1850MHz
|
|
AI Boost 4
|
|
-
5 Cores
|
|
40 TOPS
INT8
|
|
-
-
|
|
No Cellular
|
Copy Link