M3 Ultra (32C80G) vs M1 Ultra (20C48G)
M3 Ultra (32C80G)
M1 Ultra (20C48G)
|
32 Cores
32 Threads
4.05GHz Clock
|
20 Cores
20 Threads
3.23GHz Clock
|
|
Socket
Unknown
|
Socket
Unknown
|
|
iGPU
80-Core M3 Ultra
28.63 TFLOPS FP32
|
iGPU
48-Core M1 Ultra
15.85 TFLOPS FP32
|
GB6 Single-Core
|
|
M3 Ultra (32C80G) - GB6S 3,220
x1.34
M1 Ultra (20C48G) - GB6S 2,400
x1
GB6 Multi-Core
|
|
M3 Ultra (32C80G) - GB6M 27,750
x1.49
M1 Ultra (20C48G) - GB6M 18,650
x1
|
|
M3 Ultra (32C80G) - 819.2GB/s
x1
M1 Ultra (20C48G) - 819.2GB/s
x1
|
|
M3 Ultra (32C80G) - 180W
x1
M1 Ultra (20C48G) - 180W
x1
|
|
M3 Ultra (32C80G) - 28.63 TFLOPS FP32
x1.81
M1 Ultra (20C48G) - 15.85 TFLOPS FP32
x1
|
|
M3 Ultra (32C80G) - 36 TOPS FP16
x1.64
M1 Ultra (20C48G) - 22 TOPS FP16
x1
|
GB6S 3,220
79%
|
GB6S 2,400
59%
|
|
GB6M 27,750
104%
|
GB6M 18,650
70%
|
|
CB23S N/A
0%
|
CB23S 1,550
60%
|
|
CB23M N/A
0%
|
CB23M 23,520
55%
|
|
Manufacturer
Apple
|
Manufacturer
Apple
|
|
Architecture
Apple Silicon 13
|
Architecture
Apple Silicon 10
|
|
Family
M Series
|
Family
M Series
|
|
Instruction Set (ISA)
AArch64
|
Instruction Set (ISA)
AArch64
|
|
Codename
Palma
M3 Ultra
P-Core
AS13P
E-Core
AS13E
|
Codename
Jade-2C
M1 Ultra
P-Core
Firestorm
E-Core
Icestorm
|
|
Market Segment
Desktop
|
Market Segment
Desktop
|
|
Release Date
3/5/2025
|
Release Date
3/8/2022
|
|
Foundry
TSMC
|
Foundry
TSMC
|
|
Node
N3B
|
Node
N5
|
|
Die Size
1005 mm²
|
Die Size
864 mm²
|
|
Transistor Count
184 Billion
|
Transistor Count
114 Billion
|
|
Unknown
|
Unknown
|
|
32 Cores
24 P-Cores
8 E-Cores
|
20 Cores
16 P-Cores
4 E-Cores
|
|
32 Threads
24 P-Threads
8 E-Threads
|
20 Threads
16 P-Threads
4 E-Threads
|
|
P-Core
4.05GHz
|
P-Core
3.23GHz
|
|
E-Core
2.75GHz
|
E-Core
2.06GHz
|
|
Overclocking
Locked
|
Overclocking
Locked
|
|
Integrated Chipset
|
Integrated Chipset
|
|
L0 Instruction
|
L0 Instruction
|
|
L0 Data
|
L0 Data
|
|
L1 Instruction
192KB/P-Core
6-way set associative
128KB/E-Core
4-way set associative
|
L1 Instruction
192KB/P-Core
6-way set associative
128KB/E-Core
4-way set associative
|
|
L1 Data
128KB/P-Core
4-way set associative
64KB/E-Core
2-way set associative
|
L1 Data
128KB/P-Core
4-way set associative
64KB/E-Core
2-way set associative
|
|
L2
64MB Shared
16-way set associative
4MB Shared (E-Core)
16-way set associative
|
L2
48MB Shared
12-way set associative
4MB Shared (E-Core)
16-way set associative
|
|
96MB SLC Cache
|
96MB SLC Cache
|
|
Channels
8
|
Channels
8
|
|
Max Memory
128GB
|
Max Memory
128GB
|
|
ECC
Not Supported
|
ECC
Not Supported
|
|
Bus Width/Channel
128Bit
Bus Width
1024Bit
|
Bus Width/Channel
128Bit
Bus Width
1024Bit
|
|
Clock
3200MHz
Transfer Rate
6400MT/s
|
Clock
3200MHz
Transfer Rate
6400MT/s
|
|
Bandwidth/Channel
102.4GB/s
Bandwidth
819.2GB/s
|
Bandwidth/Channel
102.4GB/s
Bandwidth
819.2GB/s
|
|
TDP
180W
|
TDP
180W
|
|
Temp
100°C Max
|
Temp
100°C Max
|
|
Included Cooler
|
Included Cooler
|
|
No PCIe
|
PCIe 4.0 x24 Lanes
|
|
80-Core M3 Ultra
10240 Shaders
1398MHz
28.63 TFLOPS FP32
|
48-Core M1 Ultra
6144 Shaders
1290MHz
15.85 TFLOPS FP32
|
|
32 Cores
|
32 Cores
|
|
36 TOPS FP16
|
22 TOPS FP16
|
|
No Cellular
|
No Cellular
|
Copy Link