A17 Pro+ Specs
A17 Pro+
|
6 Cores
6 Threads
3.77GHz Clock
|
|
Socket
Unknown
|
|
iGPU
6-Core A17 Pro
|
|
GB6S 2,915
77%
|
|
GB6M 7,200
30%
|
|
CB23S - N/A
0%
|
|
CB23M - N/A
0%
|
|
Manufacturer
Apple
|
|
Architecture
Apple Silicon 13
|
|
Family
A Series
|
|
Instruction Set (ISA)
ARMv8.6-A
|
|
Codename
Coll
-
A17 Pro
P-Core
Coll-P
-
-
E-Core
Coll-E
|
|
Market Segment
Mobile
|
|
Release Date
9/12/2023
|
|
Foundry
TSMC
-
-
-
|
|
Node
N3B
-
-
-
|
|
Die Size
104 mm²
-
-
-
|
|
Transistor Count
19 Billion
-
-
-
|
|
Unknown
|
|
6 Cores
2 P-Cores
-
4 E-Cores
|
|
6 Threads
2 P-Threads
-
4 E-Threads
|
|
P-Core
3.77GHz
-
-
|
|
-
-
-
|
|
E-Core
2.1GHz
-
|
|
Overclocking
Locked
-
-
-
|
|
Integrated Chipset
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
L0 Instruction
-
-
|
|
L0 Data
-
-
|
|
L1 Instruction
192KB/P-Core
6-way set associative
-
-
128KB/E-Core
4-way set associative
|
|
L1 Data
128KB/P-Core
4-way set associative
-
-
64KB/E-Core
2-way set associative
|
|
L2
-
-
16MB Shared
16-way set associative
-
-
-
-
-
-
4MB Shared (E-Core)
16-way set associative
|
|
-
-
-
-
-
-
-
-
-
-
|
|
-
-
-
32MB SLC Cache
|
|
Channels
1
|
|
Max Memory
8GB
|
|
ECC
Not Supported
|
|
Bus Width/Channel
64Bit
Bus Width
64Bit
|
|
Clock
3200MHz
Transfer Rate
6400MT/s
|
|
Bandwidth/Channel
51.2GB/s
Bandwidth
51.2GB/s
|
|
TDP
5W
-
-
-
|
|
-
-
-
|
|
Included Cooler
Not Included
|
|
No PCIe
|
|
6-Core A17 Pro
768 Shaders
1398MHz
|
|
-
|
|
-
16 Cores
|
|
35 TOPS
INT8
|
|
-
-
|
|
No Cellular
|
Copy Link