M1 Ultra 20C48G Specs
M1 Ultra 20C48G
|
20 Cores
20 Threads
3.23GHz Clock
|
|
Socket
Unknown
|
|
iGPU
48-Core M1 Ultra
|
|
GB6S 2,400
64%
|
|
GB6M 18,650
78%
|
|
CB23S 1,550
66%
|
|
CB23M 23,520
57%
|
|
Manufacturer
Apple
|
|
Architecture
Apple Silicon 10
|
|
Family
M Series
|
|
Instruction Set (ISA)
ARMv8.5-A
|
|
Codename
Jade-2C
-
M1 Ultra
P-Core
Firestorm
-
-
E-Core
Icestorm
|
|
Market Segment
Desktop
|
|
Release Date
3/8/2022
|
|
Foundry
TSMC
-
-
-
|
|
Node
N5
-
-
-
|
|
Die Size
864 mm²
-
-
-
|
|
Transistor Count
114 Billion
-
-
-
|
|
Unknown
|
|
20 Cores
16 P-Cores
-
4 E-Cores
|
|
20 Threads
16 P-Threads
-
4 E-Threads
|
|
P-Core
3.23GHz
-
-
|
|
-
-
-
|
|
E-Core
2.1GHz
-
|
|
Overclocking
Locked
-
-
-
|
|
Integrated Chipset
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
L0 Instruction
-
-
|
|
L0 Data
-
-
|
|
L1 Instruction
192KB/P-Core
6-way set associative
-
-
128KB/E-Core
4-way set associative
|
|
L1 Data
128KB/P-Core
4-way set associative
-
-
64KB/E-Core
2-way set associative
|
|
L2
-
-
48MB Shared
12-way set associative
-
-
-
-
-
-
4MB Shared (E-Core)
16-way set associative
|
|
-
-
-
-
-
-
-
-
-
-
|
|
-
-
-
96MB SLC Cache
|
|
Channels
8
|
|
Max Memory
128GB
|
|
ECC
Not Supported
|
|
Bus Width/Channel
128Bit
Bus Width
1024Bit
|
|
Clock
3200MHz
Transfer Rate
6400MT/s
|
|
Bandwidth/Channel
102.4GB/s
Bandwidth
819.2GB/s
|
|
TDP
180W
-
-
-
|
|
Temp
100°C Max
-
|
|
Included Cooler
Not Included
|
|
PCIe 4.0 x24 Lanes
|
|
48-Core M1 Ultra
6144 Shaders
1290MHz
|
|
-
|
|
-
32 Cores
|
|
22 TOPS
FP16
|
|
-
-
|
|
No Cellular
|
Copy Link