M2 Ultra 24C60G Specs
M2 Ultra 24C60G
|
24 Cores
24 Threads
3.5GHz Clock
|
|
Socket
Unknown
|
|
iGPU
60-Core M2 Ultra
|
|
GB6S 2,700
72%
|
|
GB6M 21,150
88%
|
|
CB23S 1,695
72%
|
|
CB23M 28,570
69%
|
|
Manufacturer
Apple
|
|
Architecture
Apple Silicon 11
|
|
Family
M Series
|
|
Instruction Set (ISA)
ARMv8.5-A
|
|
Codename
Rhodes-2C
-
M2 Ultra
P-Core
Avalanche
-
-
E-Core
Blizzard
|
|
Market Segment
Desktop
|
|
Release Date
6/5/2023
|
|
Foundry
TSMC
-
-
-
|
|
Node
N5P
-
-
-
|
|
Die Size
940 mm²
-
-
-
|
|
Transistor Count
134 Billion
-
-
-
|
|
Unknown
|
|
24 Cores
16 P-Cores
-
8 E-Cores
|
|
24 Threads
16 P-Threads
-
8 E-Threads
|
|
P-Core
3.5GHz
-
-
|
|
-
-
-
|
|
E-Core
2.4GHz
-
|
|
Overclocking
Locked
-
-
-
|
|
Integrated Chipset
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
-
-
|
|
L0 Instruction
-
-
|
|
L0 Data
-
-
|
|
L1 Instruction
192KB/P-Core
6-way set associative
-
-
128KB/E-Core
4-way set associative
|
|
L1 Data
128KB/P-Core
4-way set associative
-
-
64KB/E-Core
2-way set associative
|
|
L2
-
-
48MB Shared
12-way set associative
-
-
-
-
-
-
4MB Shared (E-Core)
16-way set associative
|
|
-
-
-
-
-
-
-
-
-
-
|
|
-
-
-
96MB SLC Cache
|
|
Channels
8
|
|
Max Memory
192GB
|
|
ECC
Not Supported
|
|
Bus Width/Channel
128Bit
Bus Width
1024Bit
|
|
Clock
3200MHz
Transfer Rate
6400MT/s
|
|
Bandwidth/Channel
102.4GB/s
Bandwidth
819.2GB/s
|
|
TDP
180W
-
-
-
|
|
Temp
100°C Max
-
|
|
Included Cooler
Not Included
|
|
No PCIe
|
|
60-Core M2 Ultra
7680 Shaders
1398MHz
|
|
-
|
|
-
32 Cores
|
|
31.6 TOPS
FP16
|
|
-
-
|
|
No Cellular
|
Copy Link